0  0! 5d>9B G>F >F >F W?RQ?TopRoute2Route15BottomPadsViasUnroutedDimensiontPlacebPlacetOriginsbOriginstNamesbNamestValuesbValuestStopbStop tCream bCream!"tFinish"!bFinish#$tGlue$#bGlue%&tTest&%bTest'( tKeepout(' bKeepout)* tRestrict*) bRestrict++ vRestrict,,Drills--Holes..Milling//Measures00Document11Reference34tDocu43bDocu[[Nets\\Busses]]Pins^^Symbols__Names``Valuesb@ ^'maxim[|DIL20*A,k1*,k2*Ԕ,k7* ,k81 >NAME*,k3*,k,k4*1,k6*d,k51 >VALUE*D[,k9*|,k10*|Ԕ11*D[Ԕ12* Ԕ13*ԔԔ14*1Ԕ15*dԔ16*,kԔ17*Ԕ18*Ԕ19*AԔ20"rr""r"r'"P"'P|rcl}!*Ȝ1*8c216(>NAME1җ(>VALUE"32",y"2Z0z"~@,,"3VT2VT"~@ZZ"~@,VTx"~@ZVT20{""<"  " <"1 "d&3VT8c&3Ȝ<S}UE15-6*X+*+*)+*-"@a"d"dҗd"җdҗ1"җ11"1"f1*>NAME12(>VALUE",k,,k"@a"u"" r"J\|R|">rR|&d1"^RrJ\|"*| r"9||Cr"*w9w"*|9|" r|Cr"|Cr|C.h"^Rr^R.h"J\wRw"^Rr>r"|C.h^R.h"|Cr^Rr"J\R"|C.h|Cܒ"|Cܒ|C"^R.h^Rܒ"^Rܒ^R"|C^R"|Cܒ^Rܒ">r>">H" %"%*"9>">|C"*9"%>"^RTW"TWJ\"TWH"HR"RJ\"J\J\"9*"**"^R|C"^R^R"|C|C"rH$mhM$m"3) "3X & &> }J*91*p21;(>NAME12(>VALUE"3p "39@a "",y"FZ z"rZ|F {"r,|"x"F"",Ȝ,"'Ȝ,"ZȜZ"PȜZ"B^'8c,"B^''"B^P8cZ"B^PP"r,8c,"rZ8cZ"|F|"&| &>b }*Ȝ1*8c2""2"x"  " 2" ;1z|(>NAME1(>VALUE""p8c"pȜ"zܒܒ"ޏȜޏ8c"$mz$m"$mޏ8cx"ܒޏȜ {""pȜzܒ z""p8cz$my}0207/7*,k1*Ԕ21Ȝ6(>NAME1,(>VALUE"3,kz "",y"FZ0z"rZ|F0{"r,|"x"3F"",Ȝ,"'Ȝ,"ZȜZ"PȜZ"B^'8c,"B^''"B^P8cZ"B^PP"r,8c,"rZ8cZ"3|F|"&3z "3Ԕ &3|  ?u/M12061d1 >NAME1dȜ >VALUE"'f9`9"'`f"'ff9"'`9`"3, Z "3,BZB+P@'1+6@'2&3HX#&3+HzB#&#H Acon-coaxWN*|1*Ȝ8cX2*8c8cX3*8cȜX4*ȜȜX5"3|"3|}}"3}}|"3|%QFQF%3 "'"}*}"}'}"'1Ȝ >NAME1  >VALUElinear||DIL08*,k,k1*d,k2*dԔ7*,kԔ81/(>NAME*1,k3*Ԕ,k4*1Ԕ6*ԔԔ51u2(>VALUE"pr9r"9p"prp"9r9'"99P"9'9P|pinheads1X03*Ȝ1*212hpG(>NAME"11"1d"dd2"d2d"d21"211"11"112"12d"d2d"2dd2",k,k2"1,k",k2d"dd&3 &3ܒ *8c3"1jJ1"jJ1|1"|1Ԕ"ԔԔ2"Ԕ2|d"|djJd"jJd12&3LY$m 1,k >VALUEled;"3`z?z?0%37&3;Tt@&3/<&3l/N8&3/64&3 24!t@&3 /4!4&3%4!0&34!"3%"3@%@& ~F& 4!F&* +\DLLC+LLA1dd >NAME18cd >VALUE"bTb"TbT? "T? ? "? b&*$ Ď&V &*$ +&V Ď&*$ +2N (]&* 2N ZD&* 2N 3&* g NL&* g 1v  8 FINE1 8FUNCT1 8RANGE1Ď 81o 8'1D (+5v1D BT(-5v1uޅ(COARSE1  (Supply1u 0.n 4U/IC1MAX038CPP. LE /C10.1uF4b8 .T (5 (. , /C210uF4 (5h3 $ (.x LE  /C30.1uF4 ( 5JH p ( .l  /C410uF4 ( 50W ( ., /X1.D , /X2.4U/IC2TL072P.ۮ/C50.1u4 (5'# (./C60.1uF.@M 3 /JP1. 3/R110k4( p(5~, %(.v 3/R210k4 p(5 %(.d5 H /C722pF.d5 T/JP2.8 H /C810nF.n H /C91uF.v ~ /C101nF.@M ~ /C111nF. ~ /C121nF.LE n /JP3.o#/R31k.u/C130.1uF.W@M /R4680.   /R51k.  /JP4.D +/R63k3.t`/C140.1u4a(5'(.t4U/C150.1u4av(5(.` /JP5.3/R76R8.І3/R8330R.8  /R950.І/R1050.Pm /LED1.P/LED2./R111k.m/R121k0p3 GND>>>>>>>>>>>>>>>>>>> > >>>>> > >>> > >>> > >>>$>#!p3  X_'"p- p- "p- u"uu"up- !p3  x'"p- p- "p- u"uu"up-  E  N$1>> > "  " v u"v uv `"@M  "  T" T  E  N$2>> > "v v "v  u" u `"@M HLE H"LE Hv "v v -E # +5V> > >>>>>>>" ~  "  ,  "  ~ "X= ~ X= " ~ X= ~ "LE  u" u l" l >>"`"\``"\`" "  "W  "W W "@M 3 3" 3LE e"LE eLE "J>F W "2N F J>F "d5  2N F ",  d5  "LE LE n "^ LE "^ ^ ^ "  ^ ^ >%"l."el." ee" _  e" _ " _ "  _ ""  + N$5>>"j 38 3" NLj 3" NL Tg + N$6>>"n 3^ 3"^ 3, NL", NL, T 5 +> N$3>>>"X= (]X= `"&V ZDX= (]" ZD&V ZD"d5 + ZD"d5 Td5 +"d5 3d5 T _ nG,N$8>>>"g g `" ug " uJ>u"|%# #"J> |%#"J>uJ> N$9>>>"#І"##$ N$11>>"$O " $O  A  N$12>>" @M |%@M "|%@M W~ "W~ ~ O~N$13>>"WІl"ll%  N$4>> "p- `D ` H,N$7>>>>"D "*T"*T*Ď"*Ď`"`h`"h`>"xІhІ"0GlxІ"0Gr4 0Gl"^ 0Gr4 "LE ^ "TLE "#T"##" #"` "D ^ ^ "w  D ^ "g  w  " ^ g  " ^  ^ >"hІІ"І 4U" 4U> "`4U"4UІm]N$18>>"`T`e"Ď`T"Ď~ N$19> >"ІІĎ"ІĎl`"l`x `  N$20>>!"   "  g ~ "g ~ 8 ~  N$22>!>"8 8 "8 , " , D , ~~ N$10>>"" l " І l"ІІ І~f N$14>">"+І(]І"l+І"l,  N$16>%>$"HevN$21>#>&"mHm&e -5V>>> >>>>>>&"x  x ~ "l x  "x ~ x "  , " n  " , X= , "hK"hr4 h"$O hr4 ">F  " $O " ^ >F "j ^  ^ "X= , j ^ "x  ~, " ~, "  "  n "0Gmm"x0Gm"xex"hxe"h+h"(]h+"  "qd(](]"?}uqd(]"?}l?}u"K?}lUDual In Line PackageC050-024X044CAPACITOR

grid 5 mm, outline 2.4 x 4.4 mmELECTROLYTIC CAPACITOR

grid 15.24 mm, diameter 6 mm0207/10RESISTOR

type 0207, grid 10 mmC050-055X075CAPACITOR

grid 5 mm, outline 5.5 x 7.5 mmRESISTOR

type 0207, grid 7.5 mmRESISTOR

MELF 0.25 WBU-SMB-VFEMALE SMB CONNECTOR

Radiall

distributor RS 112-2993Dual In Line PackagePIN HEADERCHIPLED_1206CHIPLED

Source: http://www.osram.convergy.de/ ... LG_LY N971.pdfOSC OutSYNC OutMain Oscillator board Rev Bˎ. defaultEAGLE Design Rules

The default Design Rules have been set to cover a wide range of applications. Your particular design may have different requirements, so please make the necessary adjustments and save your customized design rules under a new name.(1*16)xV4' <????????   ??8c2 dd^^^^^^^^^^^^^^^^:λ% default!Ceͫ% !Ceͫ,h< % !Ceͫm% !Ceͫ.}% !Ceͫ% !Ceͫ0-% !Ceͫ!q% !Ceͫ