0
d W B G >F >F >F U R Q?R Q? Top Route2 Route15 Bottom Pads Vias Unrouted Dimension tPlace bPlace tOrigins bOrigins tNames bNames tValues bValues tStop bStop tCream bCream !" tFinish "! bFinish #$ tGlue $# bGlue %& tTest &% bTest '( tKeepout (' bKeepout )*
tRestrict *)
bRestrict ++
vRestrict ,, Drills -- Holes .. Milling // Measures 00 Document 11 Reference 34 tDocu 43 bDocu [[ Nets \\ Busses ]] Pins ^^ Symbols __ Names `` Values
6
6 linear || DIL08 * ,k,k 1 * d,k 2 * dԔ 7 * ,kԔ 8 1 /( >NAME * 1 ,k 3 * Ԕ ,k 4 * 1 Ԕ 6 * Ԕ Ԕ 5 1 u2( >VALUE" p r 9r " 9p " p r p " 9r 9' " 99P " 9' 9P | supply1 ~ rcl } 0204/7* ,k 1 * Ԕ 2 1 Ȝ2 Y0 >NAME 1 &Y0 >VALUE" 3Ԕ r " 3,k " Ȝ ' y" ȜNAME 1 2( >VALUE" 3p " 39 @a " " , y" FZ z" r Z| F {" r , | " x" F" " , Ȝ, " ' Ȝ, " ZȜZ " PȜZ " B^ ' 8c , " B^ ' ' " B^ P8c Z " B^ PP " r , 8c , " r Z8c Z " | F| " & | & >b } 4 ' * Ȝ 1 * 8c 2 1 6 ( >NAME 1 җ( >VALUE" 32 " , y" 2Z0z" ~@ , , " 3VT 2VT " ~@ ZZ " ~@ , VT x" ~@ ZVT 20{" " < " " < " 1 " d & 3VT 8c & 3Ȝ }g h E5-4 * Ȝ 5% + * 8c 5% - " + YB + " o YB o0" 3 + o0" 3YB o YB + 01 VT 1 ( >NAME 1 VT Ȝ( >VALUE" n < " <
NAME 1 B^ ( >VALUE* 1 A - * d A + " 1 n1 " n' n1 " n1 Z1 " n1 n; " 3 < " 3< NAME 1 .h җ( >VALUE* 1 A - * d A + % $m $m " 1 1 " " 1 " 1 d1 " 1 ~@ " 3 < " 3< NAME 1 >VALUE maxim || A DIL08 * ,k,k 1 * d,k 2 * dԔ 7 * ,kԔ 8 1 /( >NAME * 1 ,k 3 * Ԕ ,k 4 * 1 Ԕ 6 * Ԕ Ԕ 5 1 u2( >VALUE" p r 9r " 9p " p r p " 9r 9' " 99P " 9' 9P | pinhead Cs ] 1X02 * d 1 1 ΙpG ( >NAME " 1 21 " 21 " 2 " 22d " Ȝ Ȝ2 " 1 Ȝ " Ȝ2d " 2dd & 3xP * 1 2 " 1 " 1 jJ 1 " jJ 1 8c " 8c 8c 2 " 8c 2jJ d " jJ d d " d 2 & 3' ; 1 Ȝ >VALUE" ޞ S j
S " j
S j
e3
" j
e3
ޞ e3
" ޞ e3
ޞ S 1 3 ` " o 1 1 x OPA27 1 X= І OPA27 1 Ď T " 1 Ď e " //GeG . LE
l / IC1 OPA27HTP . l / IC2 OPA27HTP . x / R1 20k .
/ R2 10k . v
/ R3 500 . d5 v
/ R4 1k . @M / L1 2mH . (] ` / L2 2mH . e x / C1 4.7n . e І / C2 10n . e (] / C3 4.7n .
LE
/ C4 100n . + / C5 100n . n LE
/ C6 100u . g / C7 100u . 4U
/ LSP1 LSP13 .
/ LSP2 LSP13 .
/ LSP3 LSP13 . e
/ LSP4 LSP13 . 8
/ LSP5 LSP13 . 8 LE
/ LSP6 LSP13 . І l / IC3 ICL7660CPA . l (] / C8 100u .
LE
/ C9 1n . + / C10 1n . l n / JP1 . I
/ C11 10u A { +5V > > > > > "
"
X= " X= n
{" n
"
, x" , , @M "
@M > > > "
z"
n "
" x
z" x v
x
" ~
x v
x"
~
"
" l v
y" l l v
" І x l {" # x І x " ~ # x y" @M ~ -5V > > >
> > > " @M " @M z" @M
"
l x"
l
# "
` Ď z"
#
` " Ď Ď " Ď g Ď " g Ď ` {" ` # " g Ď g + > " @M ' N$1 > > > " d5 l d5 # " d5 l x" &V $ z" $ $ f " $ f
x"
"
v
f y" v
f v
@M " &V " d5 l x" g d5 l y" g " 8 l x" 8 e 8 l " 3 8 e {" 3 3 " x e 3 z
0 N$2 > > > "
Ď
# " x Ď
Ď g
6
GND > > > > > >
> > > >
> > > > > > > ! g
6
" p-
_
p-
" _
p-
_
H " _
H H " H p-
! g
6
" p-
_
p-
" _
p-
_
H " _
H H " H p-
Y
N$6 > > > "
" e
) + n 1 "
X= " X= + n y Yj N$7 > > >
" 4U І " T # 4U {" e # T # " І (] І Y
N$8 > > > > " e (] " v
# v
Ď " (] (] " (] І y" І LE
І " LE
І v
4U x" v
4U v
# Q( 0 N$10 > > " (] # IQb0 N$11 > > " 4U (] 4U # )
6 N$5 ) n 1
N$9 ) K n 1 ? M N$12 ) NL % ,
N$14 ) q 1 )
Q
N$15 ) 8 n 1 > > " d5 g
z" g
8
" 8
8 n
N$16 ) 2N n 1 &
4 N$17 ) n 1 d ? r M N$18 ) % ,
N$19 ) / 1 B N$13 > > > " d5 @M d5 " , # , 4U " , 4U І y" І d5 l {" d5 l d5 @M Dual In Line Package RESISTOR
type 0204, grid 7.5 mm 0207/10 RESISTOR
type 0207, grid 10 mm C050-024X044 CAPACITOR
grid 5 mm, outline 2.4 x 4.4 mm ELECTROLYTIC CAPACITOR
grid 5.05 mm, diameter 4 mm ELECTROLYTIC CAPACITOR
grid 2.54 mm, diameter 5 mm ELECTROLYTIC CAPACITOR
grid 2.54 mm, diameter 6 mm SOLDER PAD
drill 1.3 mm Dual In Line Package PIN HEADER 50KHz LP filter ICL7660 LF preamp ?e default EAGLE Design Rules
The default Design Rules have been set to cover
a wide range of applications. Your particular design
may have different requirements, so please make the
necessary adjustments and save your customized
design rules under a new name. (1*16) xV4 ' < ? ? ? ? ? ? ? ? ? ? 8c 2
dd^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ : IO"% default !Ce ͫ% !Ce ͫ,h< % !Ce ͫm% !Ce ͫ.}% !Ce ͫ% !Ce ͫ0-% !Ce ͫ!q% !Ce ͫ